Abstract-The
I. INTRODUCTION
T HE ATLAS Tile Calorimeter (TileCal) is a cylindrical hadronic sampling detector with steel absorbers and scintillating plastic tiles, surrounding the EM calorimeter cryostat. It consists of a 6-meter-long central barrel (made up of two 3-meter-long half barrels) covering the pseudo-rapidity range , and two 3-meter-long "extended barrel" detectors covering . Each barrel is segmented azimuthally into 64 modules. The on-detector electronics of each barrel segment is housed in mechanical "superdrawers" [1] , [2] . The entire TileCal has installed a total of 256 electronics drawers containing 9852 channels of on-detector readout electronics and corresponding high voltage and low voltage supplies. The LHC Phase II Upgrade aims to increase the average LHC luminosity by a factor of 10. This leads to higher data rates requiring a more intelligent trigger, and increases the ambient radiation seen by the electronics. The current analog trigger system will be replaced by fully digital Level-1 trigger.
A Demonstrator developed to cover a slice of detector with 48 photomultipliers helps understand the readout electronics and gain the field experience for the final Phase II upgrade design. In order to build a fully functional digital trigger and readout system for evaluation and also making them compatible with the present analog trigger scheme, the Demonstrator electronics is a hybrid design with both analog and digital triggering.
II. TILECAL DEMONSTRATOR READOUT ELECTRONICS
In LHC Run 1, the maximum instantaneous luminosity achieved was cm . For Run 2 in 2015, the luminosity of the LHC will increase to cm [3] . Since the readout electronics inside the electronics drawers are exposed to radiation while the experiment is running, the increased radiation levels and the limited component lifetime for current electronics eventually necessitates an upgraded design to replace all of the readout electronics in the present TileCal. [4] - [6] .
The present TileCal electronics in a drawer is shown in Fig. 1 . The on-detector system consists of 9 different functional boards with many interconnects; the new design reduces this to 4 boards with few interconnects and a high level of redundancy.
While there are several alternative front-end amplifier/shaper cards being considered for the Phase II upgrade, this first Demonstrator prototype employs a redesign of the present "3-in-1" discrete component card, which is the Option-I described later; other options can be tested in the future. The 0018-9499 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Each MB-DB combination with its FEBs and HV control constitutes an independent system communicating with the off-detector electronics via optical fibers. This on-detector electronics module is mounted in water-cooled "mini-drawers", 4 of which are connected mechanically to form a complete barrel superdrawer. All communication with the off-detector readout module (sROD) [7] is handled by the DB, apart from the back-compatible analog trigger signals. This includes detector data, timing and slow control (TTC) commands for synchronizing the digitizers, and configuration of the readout electronics, such as initiating charge injection calibration for the on-detector electronics or cesium source calibration for the detector and PMTs [8] . The Demonstrator provides analog and the digital triggers simultaneously in the system. Fig. 2 shows the readout electronics diagram for one of 4 mini-drawers used in one Demonstrator detector module.
A. Analog Front-End Board
Three different analog front-end boards are under development by three institutions.
Option-I is a board consisting of a passive 7-pole LC shaper and bi-gain amplifiers for fast signal processing and a slow integrator for cesium source calibration and monitoring of "minimum bias event" current. The low gain and high gain amplifiers have a gain ratio of 32, each followed by a 12-bit ADC, together covering a dynamic range of 17 bits [9] , [10] . This board was developed by the University of Chicago and used for this Demonstrator since it can provide analog trigger outputs being compatible with the present TileCal readout system. Option-II is developed by Laboratoire de Physique Corpusculaire de Clermont-Ferrand (LPC), France. It is a custom ASIC chip, called FATALIC. The chip is designed as a current conveyor, where the PMT current signal is copied to three outputs in different gains (1, 8 and 64) . Each output connects to an external 12-bit ADC to cover a dynamic range of 17 bits.
Option-III is a modified charge integrator and encoder (QIE), developed by Argonne National Laboratory (ANL) and Fermilab. The QIE consists of 23 current splitters; it gives 4 different dynamic ranges (16/23, 4/23, 2/23 and 1/23), each range has a gated integrator and a 6 bits flash ADC. The four ranges cover a dynamic range of 17 bits.
The Demonstrator analog front-end board has a dimension of mm mm and sits inside the PMT block. Fig. 3 shows the diagram of this board. The analog signal processing is divided into three parts: a fast signal processing including a 7-pole LC shaper and bi-gain amplifiers, a slow signal processing including a slow integrator with 5 programmable gains, and a charge injection for electronic calibration.
The 17-bit dynamic range is achieved by using a high sensitivity shaper and a pair of bi-gain amplifiers with a total gain ratio of 32, along with two 40Msps 12-bit sampling ADCs. The bi-gain amplifier output signals are digitized in parallel and simultaneously. With this system, a particle that has minimal energy deposition in a detector cell (e.g. a 220 MeV muon) will yield about 10 to 35 counts from a single PMT output, but then each cell is viewed by 2 PMTs.
The electronics calibration is done using two charge injectors; one can inject charge for calibrating the high-gain channel in a dynamic range 0-25 pC. The other can inject charge for calibrating the low gain channel in a dynamic range of 0-800 pC. The calibration system must present linearity better than 0.3% with amplitude accuracy better than 0.1%.
To evaluate the long term detector performance and PMT stability, monitoring the PMT minimal bias current during protonproton collision is essential. The on-board slow integrator integrates the minimal bias current from each PMT and digitizes it by a 16-bit ADC on the MB. The other functionality of the integrator is to check the gain of each scintillator cell. This task is done by using a radioactive cesium source that travels through a hole in the scintillating tiles of the calorimeter cells [8] .
B. Main Board
At present, the digitized data are stored in pipeline buffers on a digitizer board and only read out if the event is accepted by the Level-1 trigger based on analog sums of the Tile towers [11] , [12] . The high HL-LHC requires more sophisticated trigger algorithms with more detailed information. All raw data from each PMT are digitized and directly sent to the off-detector electronics for further trigger processing and data acquisition. Each MB has 24-channels of data digitizers for 12 PMTs, i.e. 12 channels with low gain and 12 channels with high gain signals from the FEBs.
The phase of the sampling clocks can be adjusted by the FPGAs on the MB to compensate the different signal transport delays for each PMT. Each FPGA on the MB directly communicates with the DB via its dedicated SPI interface.
The design of the Demonstrator MB contains commercially available off-the-shelf components. Both low-gain and highgain fast signals from each PMT are digitized in-parallel by a dual 12-bit 40 Msps ADC (LTC2264-12). The dual ADC data are then sent out to the DB via a two bit serial bus at a speed of 560 Mbps ( bit Msps). Each data word is aligned by a data clock (280 MHz) and a data frame clock (40 MHz). The ADC has an analog input dynamic range of 1 V peak to peak. For achieving a proper DC bias for input dynamic range and adjusting the offset of baseline shifting caused by capacitive coupling, each ADC channel implements two 12-bit DACs adjusting the input dynamic range if needed.
The integrator output of each FEB is digitized by a 50 kHz 16-bit ADC, and the 3 integrator ADCs in a group can be readout by an bus. A readout rate of a few kHz is sufficient. A diagram of the PMT data flow on the MB corresponding to one channel is shown in Fig. 4 .
In order to reduce data latency and minimize the effect of single even upsets in the FPGA due to ambient radiation, all the ADC output data are directly sent to the DB without buffering in the FPGAs on the MB. This also reduces latency for digital triggering. Fig . 5 shows the first prototype of the MB measuring mm mm. In order to reduce the possible failures caused by the input supply, the layout is physically divided into two sections. Functionally, the two sections are operating independently, each reading out 6 PMTs. The MB uses two independent V power supplies from the patch panel of the drawer, each feeding one section. Both V power inputs are regulated down to 9 different local voltages on the MB to supply all electronics inside a mini-drawer. The on-board diode-OR circuit allows redundant use of the two V input supplies, if one V feeding fails, the other V supply will take over automatically. All local low voltage levels can be continuously monitored by the DB with ADCs embedded in the Kintex-7 FPGAs.
The TileCal barrel steel provides good radiation shielding, except at the exposed "near" end where the low voltage power bricks are located. To enhance the radiation tolerance, the point of load regulators are all laid out in the "far" end of the board, where the radiation is significantly lower. All the regulator chips have thermal sinks mounted on the back side of the printed circuit board (PCB), where we can attach thermal pads conducting the heat from the devices directly to the water cooled drawer frame if needed.
The PCB layout of this design is very challenging, since the board is very long and narrow, with mixed low noise analog and high speed digital signals. The system noise from on-board analog circuits, must contribute to less than a couple of counts in the rms of the 12-bit ADCs. This is not easy considering that 24 channels of digitized data are required to transmit at a speed of 560 Mbps to the DB via a 400-pin connector. In addition, there are more than 10 channels of DC/DC switchers mounted on the board; the switching noise is a major source of EMI. Therefore, careful consideration was given to the layout of the MB to preserve the good analog and digital signal integrity. Switching phases of the DC/DC switchers were balanced to minimize the switching noise. The PCB is laid out in 6 signal layers and 8 power layers, and 3 redundant non-split ground layers are used for achieving better signal integrity and impedance controls.
C. Daughter Board
The DB, developed at Stockholm University, is a key component being responsible for the multi-gigabit data communication between on-and off-detector electronics [13] , [14] . This board employs two Kintex-7 FPGAs and two modules for high speed data communication with the off-detector sROD modules. The data links allow receiving data streams encoded with the GBT protocol at a rate of 4.8 Gbps and transmitting data with either 4.8 Gbps or 10 Gbps. To prevent or deal with system failures and SEU effects in data transmission, 8b/10b coding has been implemented together with multiple redundant transmission paths. SEU induced errors in the FPGA are mitigated by internal and external scrubbing of the configuration memory along with Triple Mode Redundant (TMR) firmware. If one FPGA fails, temporarily or permanently, data from the opposite section will still be read from the other PMT. The DB is mounted onto the MB as a mezzanine card; connections between MB and DB are made via a 400-pin FMC connector.
To qualify for insertion into the current ATLAS detector, the hardware as well as the firmware has to be thoroughly tested, verified and proven to be sufficiently radiation tolerant. The hardware features of the third generation of the DB have now been tested and verified, including the electrical characterization of the multi-gigabit transceiver performance at 10 Gbps. Using this communication framework, on-board loopback tests with different setups were performed using two different custom evaluation boards. The third prototype DB is shown in Fig. 6 .
III. THE TILECAL DEMONSTRATOR SYSTEM TESTS
The MB and DB tests have been going on since Fall 2013. The firmware of the MD and DB is still evolving and new versions are being tested. The sROD are expected to be available for the test in Spring 2015. Presently the tests are performed with an sROD emulator. Fig. 7 shows a prototyping test system of one mini-drawer of the Demonstrator.
Detailed evaluations of the performance of the new system are in progress. Preliminary results are very encouraging. The system has improved linearity and noise levels are on a par with the current readout system. A scope-captured analog signal from a FEB low gain channel output to the MB digitizer is shown in Fig. 8(a) and the corresponding digitized data are shown in Fig. 8(b) . The system works very stably. The detailed and comprehensive test results will be presented on a separate paper in the future.
IV. SUMMARY
Aiming to design a new readout and data acquisition system for Phase II TileCal upgrade, a demonstrator has been built with completely re-designed electronics and mechanics. The Demonstrator will be used to perform functionality and performance tests as the first module is inserted into the TileCal detector, hopefully in December 2015. The readout and digitizing system employ commercially available off-the-shelf, advanced deep-micron components. The system has 17-bit linear dynamic range with good signal-to-noise ratio for the readout of PMT signals. It is capable of forming both analog and fully digital L1Calo triggers simultaneously. The goal is to understand the design challenges in the future Phase II upgrade and gain field experience, especially with the very high speed data transmission, the precise and low jitter timing implementations, as well as being able to evaluate digital triggering algorithms.
